				Sheet 1 of		
PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE			ATTY. DOCKET NO.	SERIAL NUMBER Div. of 00/404,920		
			003921.00178			
	PATENT AND TRADEMARK OFFICE		APPLICANT Frederic Reblewski et al.	1068236		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			FILING DATE	GROUP ART UNIT		
	<del></del>	<del></del>	September 24, 2003	Unassigned		
		U	S. PATENT DOCUMENTS			
EXAMINER	DOCUMENT					

Swaan		- W.	S. PATENT DOCUMENTS			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB	FILING
AT	5,363,319	11/1994	Okuda	CLASS	CLASS	DATE
	5,574,388	11/1996	Barbier et al.			
-+-	5,596,742	01/1997	Aganwal et al.	_		
	5,761,484	06/1998	Agarwal et al.			
-+-+	5,777,489	07/1998	Barbier et al.			
	5,847,578	12/1998	Noakes et al.			
+	5,854,752	12/1998	Arganwal	_		
	5,920,712	07/1999	Kuijsten	1_1		

POREIGN PATENT DOCUMENTS **EXAMINER** DOCUMENT INITIAL NUMBER DATE SUB TRANSPATTON OPCESTY COUNTRY CLASS WO 94/06210 03/1994 PCT WO 94/23389 10/1994 PCT 04-138569 05/1992 Japan 08-030653 02/1996 Japan 08-508599 10/1996 Japan 11-073440 03/1999 Japan

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Babb et al., "Logic Emulation with Virtual Wirer", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 16, No. 6, pgs. 609-626, June 1997.

Translation of an Office Action of Japanese Patent Office, "from a Japanese counterpart application, 7 pages, July 2, 2002.

Office Action of Japanese Patent Office, from a Japanese counterpart application, 6 pages, July 2, 2002.

Berger, "Teramac HW Simulator System External Reference Specification," November 7, 1991, Revision 1.1, pp. 3-37.

Snider et al., "The PLASMA Chip Specification," August 1, 1995, pp. 1-124.

Snider et al., "The Teramac Configurable Compute Engine," Field Programmable Logic and Applications, 5 International Workshop, FPL '95 Oxford, United Kingdom, pp. 44-53.

XILINX, "The Programmable Gate Array Design Handbook," First Edition, 1986, pp. i-A-10.

	TO TO THE TOTAL THE TANK THE T
EXAMINER	DATE CONSIDERED / /
	1
EXAMINER: Initial citytion if reference was considered. Draw line considered. Include copy of this form with next communication to a	through citation if not in conformance to MPEP 609 and not
	Ahrest

PTO-1449 (Modified)			ATTY.						
						236			
INFORMAT		TATEMENT	FILING	DATE	SERIAL NUMBER Div. of 09/404,920  GROUP ART UNIT Unassigned  CLASS  SUB CLASS  703  23  CLASS  SUB CLASS  CLASS				
	BY APPLICANT			ber 24, 2003	Unassigne	Unassigned			
		u.s	. PATEN	T DOCUMENTS					
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME		CLASS		FILING DATE		
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT    September 24, 2003									
	4,758,985	07/1988	Ci	nter					
	5,036,473	07/1991	Bı	itts					
	5,140,193	08/1992	Fr	eeman, deceased et al.					
	5,701,441	12/1997	Tı	imberger, Stephen M.	326	39			
	5,943,490	08/1999	Sa	mple					
1	5,960,191	09/1999	Sa	mple et al.	703	23			
<u> </u>						L	L		
EVAMBIED	DOCUMENT	FORE	IGN PAT	ENT DOCUMENTS	1	1	TRANSLATION		
		DATE		COUNTRY	CLASS		VES/NO		
ľ									
	OTHER I	OCUMENTS (In	acluding A	uthor, Title, Date, Pertinent	Pages, Etc.)				
AT	Shibata, Y.; Miyazaki for Future Generation	, H.; Xiao-Ping Lir High-Performance	ng; Amano Processor	, H., "Towards the realistic "v s and Systems, 1997, 1998 pa	irtual hardware," gcs: 50-55.	Innovative	Architeeture/		
	Varghese, J.; Butts, M Integration (VLSI) Sy	.; Batcheller, J., "A stems, Volume; 1	An efficien Issue: 2, Ju	t logic emulation system," IEE ne 1993 Pages: 171-174.	E Transactions	on Very Larg	ge Scale		
3	Lo, W.Y.; Choy, C.S.; Proceedings of the Fif Prototype. Pages 126-	th International W	dware emu orkshop or	ation board based on FPGAs a Rapid System Prototyping, 1	and Programmat	ole Interconn the Path from	ections," n Spec to		
EXAMINER	politic	ez .		DATE CONSIDERED	9/2/0	3			
EXAMINER: In	itial citation (reference	was considered.	Draw line	through citation if not in conf	ormance to MPE	P 609 and n	ot		